

# 650V GaN Power Transistor (FET)


## Features

- Easy to use, compatible with standard gate drivers
- Excellent  $Q_G \times R_{DS(on)}$  figure of merit (FOM)
- Low  $Q_{RR}$ , no free-wheeling diode required
- Low switching loss
- RoHS compliant and Halogen-free

Product Summary		
$V_{DSS}$	650	V
$R_{DS(on), typ}$	120	m $\Omega$
$Q_G, typ$	21	nC
$Q_{RR, typ}$	26	nC

## Applications

- High efficiency power supplies
- Telecom and datacom
- Automotive
- Servo motors



## Packaging

Part Number	Package	Packaging	Base QTY
RX65T125PS2A	3 Lead TO-220	Tube	50

### Maximum ratings, at $T_C=25^\circ\text{C}$ , unless otherwise specified

Symbol	Parameter	Limit Value	Unit
$I_D$	Continuous drain current @ $T_C=25^\circ\text{C}$	23	A
	Continuous drain current @ $T_C=100^\circ\text{C}$	15	A
$I_{DM}$	Pulsed drain current @ $T_C=25^\circ\text{C}$ (pulse width: 10us)	80	A
	Pulsed drain current @ $T_C=150^\circ\text{C}$ (pulse width: 10us)	58	A
$V_{DSS}$	Drain to source voltage ( $T_J = -55^\circ\text{C}$ to $150^\circ\text{C}$ )	650	V
$V_{TDSS}$	Transient drain to source voltage <sup>a</sup>	800	V
$V_{GSS}$	Gate to source voltage	$\pm 20$	V
$P_D$	Maximum power dissipation @ $T_C=25^\circ\text{C}$	100	W
$T_C$	Operating temperature	Case	-55 to 150
$T_J$		Junction	-55 to 150
$T_S$	Storage temperature	-55 to 150	$^\circ\text{C}$
$T_{CSOLD}$	Soldering peak temperature	260	$^\circ\text{C}$

**Thermal Resistance**

Symbol	Parameter	Typical	Unit
R <sub>θJC</sub>	Junction-to-case	1.25	°C/W
R <sub>θJA</sub>	Junction-to-ambient <sup>b</sup>	50	°C/W

## Notes:

- a. Off-state spike duty cycle < 0.01, spike duration < 2us
- b. Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with 6cm<sup>2</sup> copper area and 70μm thickness)


**Electrical Parameters, at T<sub>J</sub>=25 °C, unless otherwise specified**

Symbol	Min	Typ	Max	Unit	Test Conditions
<b>Forward Characteristics</b>					
V <sub>DSS-MAX</sub>	650	-	-	V	V <sub>GS</sub> =0V
BV <sub>DSS</sub>		1000		V	V <sub>GS</sub> =0V, I <sub>DSS</sub> =250μA
V <sub>GS(th)</sub>	3	4	5	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =500μA
R <sub>DS(on)</sub> <sup>c</sup>	-	120	150	mΩ	V <sub>GS</sub> =8V, I <sub>D</sub> =4A, T <sub>J</sub> =25°C
	-	240	-		V <sub>GS</sub> =8V, I <sub>D</sub> =4A, T <sub>J</sub> =150°C
I <sub>DSS</sub>	-	5	20	μA	V <sub>DS</sub> =700V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C
	-	50	-	μA	V <sub>DS</sub> =700V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C
I <sub>GSS</sub>	-	-	150	nA	V <sub>GS</sub> =20V
	-	-	-150	nA	V <sub>GS</sub> =-20V
C <sub>ISS</sub>	-	597	-	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =650V, f=1MHz
C <sub>OSS</sub>	-	44	-	pF	
C <sub>RSS</sub>	-	1.3	-	pF	
C <sub>O(er)</sub>	-	61	-	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =0 - 650V
C <sub>O(tr)</sub>	-	115	-	pF	
Q <sub>G</sub>	-	21	-	nC	V <sub>DS</sub> =400V, V <sub>GS</sub> =0 - 12V, I <sub>D</sub> =10A
Q <sub>GS</sub>	-	6.7	-		
Q <sub>GD</sub>	-	5	-		
t <sub>D(on)</sub>	-	44	-	ns	V <sub>DS</sub> =400V, V <sub>GS</sub> =0 - 12V, I <sub>D</sub> =10A, R <sub>G</sub> =40Ω
t <sub>R</sub>	-	16	-		
t <sub>D(off)</sub>	-	40	-		
t <sub>F</sub>	-	12	-		
<b>Reverse Characteristics</b>					
V <sub>SD</sub>	-	1.3	-	V	V <sub>GS</sub> =0V, I <sub>S</sub> =5A, T <sub>J</sub> =25°C
	-	1.9	-		V <sub>GS</sub> =0V, I <sub>S</sub> =10A, T <sub>J</sub> =25°C
	-	3	-		V <sub>GS</sub> =0V, I <sub>S</sub> =10A, T <sub>J</sub> =150°C
t <sub>RR</sub>	-	16	-	ns	I <sub>S</sub> =10A, V <sub>GS</sub> =0V, di/dt=1000A/μs, V <sub>DD</sub> =400V
Q <sub>RR</sub>	-	26	-	nC	

**Notes:**

c. Dynamic on-resistance; see Figure 17 and 18 for test circuit and configurations

**Circuit Implementation**



**Recommended Single Ended Drive Circuit**


Recommended gate drive: (0 V, 12 V) with  $R_{G(tot)} = 34 \Omega$ , where  $R_{G(tot)} = R_G + R_{Driver}$

Gate Ferrite Bead (FB)	Gate Resistance1 ( $R_G$ )	RC Snubber ( $RC_{SN}$ )
MPZ1608S471ATA00	33 $\Omega$	69 pF + 15 $\Omega$


Notes:

- d.  $RC_{sn}$  should be placed as close as possible to the drain pin
- e. The layout and wiring of the drive circuit should be as short as possible


**Typical Characteristics, at  $T_c=25^\circ\text{C}$ , unless otherwise specified**



**Figure 1. Typical Output Characteristics  $T_j=25^\circ\text{C}$**




**Figure 2. Typical Output Characteristics  $T_j=150^\circ\text{C}$**




**Figure 3. Typical Transfer Characteristics**

$V_{ds}=10\text{V}$ , Parameter:  $T_j$




**Figure 4. Normalized On-resistance**

$I_D=4\text{A}$ ,  $V_{GS}=12\text{V}$



**Figure 5. Typical Capacitance**

$V_{GS}=0\text{V}$ ,  $f=1\text{MHz}$



**Figure 6. Typical Coss Stored Energy**

Typical Characteristics, at  $T_c=25^\circ\text{C}$ , unless otherwise specified




Figure 7. Typical Qoss




Figure 8. Forward Characteristic of Rev. Diode  
 $I_s=f(V_{sd})$ , Parameter:  $T_j$




Figure 9. Typical Gate Charge

$I_{DS}=10\text{A}$ ,  $V_{DS}=400\text{V}$




Figure 10. Power Dissipation




Figure 11. Current Derating






Figure 12. Transient Thermal Resistance

**Typical Characteristics, at  $T_c=25\text{ }^\circ\text{C}$ , unless otherwise specified**



**Figure 13. Safe operating Area  $T_c=25\text{ }^\circ\text{C}$**


(calculated based on thermal limits)




**Figure 14. Safe operating Area  $T_c=80\text{ }^\circ\text{C}$**

(calculated based on thermal limits)


**Test Circuits and Waveforms**




**Figure 15. Switching Time Test Circuit**




**Figure 16. Switching Time Waveform**




**Figure 17. Dynamic R<sub>DS(on)</sub> Test Circuit**



**Figure 18. Dynamic R<sub>DS(on)</sub> Waveform**



**Figure 19. Diode Characteristic Test Circuit**



**Figure 20. Diode Recovery Waveform**




**Design Considerations**

Fast switching GaN device can reduce power conversion losses, and thus enable high frequency operations. Certain PCB design rules and instructions, however, need to be followed to take full advantages of fast switching GaN devices.

Before evaluating Runxin Micro’s GaN devices, please refer to the table below which provides some practical rules that should be followed during the evaluation.

**When Evaluating Runxin Micro’s GaN Devices:**


<b>DO</b>	<b>DO NOT</b>
Make sure the traces are as short as possible for both drive and power loops to minimize parasitic inductance	Using Runxin Micro’s devices in GDS board layouts
Use the test tool with the shortest inductive loop, and make sure test points should be placed close enough	Use differential mode probe or probe ground clip with long wires
Minimize the lead length of TO packages when installing them to PCB	Use long traces in drive circuit, or long lead length of the devices

**Package Outline**


COMMON DIMENSIONS		
SYMBOL	MM	
	MIN	MAX
A	10.1	10.5
B	15.2	15.6
B1	9.00	9.40
C	4.40	4.60
C1	2.40	3.00
D	1.20	1.40
E	0.70	0.90
F	0.30	0.50
G	1.17	1.37
H	3.30	3.80
L	13.1	13.7
N	2.34	2.74
Q	2.40	3.00
ØP	3.70	3.90

**Tube Information**

Dimensions are shown in millimeters


**Revision History**

Version	Date	Change(s)
1.0	01/16/2023	Release formal datasheet
1.1	05/17/2023	Revise $C_{ISS}$ , $C_{OSS}$ , $C_{RSS}$ , $C_{o(er)}$ , $C_{o(tr)}$ , SOA